In Warren's previous post, we considered the concept of an FPGA with lots of on-chip memory. Now, let's look at a proposed architecture in more detail to see if it might be implementable.
↧