Implementing SerDes for FPGAs: More Challenges, Part 2

Now we are ready to consider the equalization, adaptation, and 2D eye scan blocks used in the receiver portion of a high-end FPGA transceiver.